


VCUAA

Metis 10F/10FG

LA-9161P REV 1.0 Schematic

Intel Processor (Ivy Bridge) / PCH(Panther Point)
2012-08-07 Rev 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VCUAA	1.0
				Date: Tuesday, October 16, 2012	Sheet 1 of 53



[illegible]

Voltage Rails						
(O MEANS ON X MEANS OFF)						
power plane	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +VSB	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VT +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU
State						
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

PCH SM Bus Address			
Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b

EC SM Bus1 Address				EC SM Bus2 Address			
Power	Device	HEX	Address	Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b	+3VS	PCH	96 H	1001 0110 b
+3VL	Smart Charger	12 H	0001 0010 b	+3VS	NVIDIA GPU	9E H	1001 1010 b
Power	Device	HEX	Address				

Platform	SKU	CPU	PCH	VGA
Chief River		Ivy Bridge i3 (CPUI3@) Ivy Bridge i5 (CPUI5@)	HM77C1 (HM77@) HM77C1_R1 (HM77R1@) HM77C1_R3 (HM77R3@)	nVIDIA N13P-GL (N13PGL@)

BTO Option Table




Function	SKU	MIC	LAN			
description						
explain						
BTO						

Function						
description						
explain						
BTO						






Function						
description						
explain						
BTO						

Function		
description		
explain		
BTO		

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON	HIGH	HIGH	HIGH
S1 (Power On Suspend)	HIGH	HIGH	HIGH
S3 (Suspend to RAM)	LOW	HIGH	HIGH
S4 (Suspend to Disk)	LOW	LOW	HIGH
S5 (Soft OFF)	LOW	LOW	LOW
G3	LOW	LOW	LOW




Please place near JCPU




by ESD request and place near CPU
Layout Note: Place these resistors near Processor

Routed as a single daisy chain

Close to CPU side




Buffered Rest to CPU




XDP Connector


FAN Control Circuit



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2012/04/19				2015/04/19				Ivy Bridge_JTAG/XDP/FAN			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev				Document Number			
								VCUAA			
								Date: Tuesday, October 16, 2012			
								Sheet 5 of 53			




PCI EXPRESS -- GRAPHICS



PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 m ohm (4 mils)
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 m ohm (12 mils)

	PEG	DG suggest AC cap
IVY Bridge	Gen1/Gen2	75 nF~265 nF
	Gen3	180 nF~265 nF
SANDY Bridge	Gen1/Gen2	180 nF~265 nF
NV N13X	Gen1/2/3	Suggest 220 nF

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	Ivy Bridge_DMI/PEG/FDI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VCUAA	Rev 1.0
				Date:	Tuesday, October 16, 2012	Sheet 6 of 53



POWER

UC1G
29A

+GFX_CORE

AA46 VAXG[1]
AB47 VAXG[2]
AB50 VAXG[3]
AB51 VAXG[4]
AB52 VAXG[5]
AB53 VAXG[6]
AB55 VAXG[7]
AB56 VAXG[8]
AB58 VAXG[9]
AB59 VAXG[10]
AC61 VAXG[11]
AD47 VAXG[12]
AD48 VAXG[13]
AD50 VAXG[14]
AD51 VAXG[15]
AD52 VAXG[16]
AD53 VAXG[17]
AD55 VAXG[18]
AD56 VAXG[19]
AD58 VAXG[20]
AD59 VAXG[21]
AE46 VAXG[22]
N45 VAXG[23]
P47 VAXG[24]
P48 VAXG[25]
P50 VAXG[26]
P51 VAXG[27]
P52 VAXG[28]
P53 VAXG[29]
P55 VAXG[30]
P56 VAXG[31]
P61 VAXG[32]
T48 VAXG[33]
T58 VAXG[34]
T59 VAXG[35]
T61 VAXG[36]
T66 VAXG[37]
V47 VAXG[38]
V48 VAXG[39]
V50 VAXG[40]
V51 VAXG[41]
V52 VAXG[42]
V53 VAXG[43]
V55 VAXG[44]
V56 VAXG[45]
V58 VAXG[46]
V59 VAXG[47]
W50 VAXG[48]
W51 VAXG[49]
W52 VAXG[50]
W53 VAXG[51]
W55 VAXG[52]
W56 VAXG[53]
W61 VAXG[54]
Y48 VAXG[55]
Y61 VAXG[56]

DDR3 - 1.5V RAILS

1mA

QUIET RAILS

1.8V RAIL

SA RAIL

SENSE LINES

VCCSA VID Lines

+V_SM_VREF should have 20 mil trace width

SM_VREF
SA_DIMM_VREFDQ
SB_DIMM_VREFDQ

AY43 +V_SM_VREF
BE7 +VREF_DQA_M3
BG7 +VREF_DQB_M3

RC120 1K_0402_0.5%
RC109 1K_0402_0.5%

0.1U_0402_107K

+1.5V_CPU Decoupling:
1X 330U (6m ohm), 6X 10U, 8X 1U

Place TOP IN BGA

CC57 10U_0805_10V6K
CC51 10U_0805_10V6K
CC52 10U_0805_10V6K
CC55 10U_0805_10V6K
CC54 10U_0805_10V6K
CC56 10U_0805_10V6K

CC53 330U_D2_2VM_R6M
ESR 6mohm

Place BOT OUT BGA

CC82 1U_0402_6.3V6K
CC81 1U_0402_6.3V6K
CC80 1U_0402_6.3V6K
CC79 1U_0402_6.3V6K
CC78 1U_0402_6.3V6K
CC87 1U_0402_6.3V6K
CC86 1U_0402_6.3V6K
CC85 1U_0402_6.3V6K
CC84 1U_0402_6.3V6K
CC83 1U_0402_6.3V6K

VCCSA_VID0	VCCSA_VID1	+VCCSA
0	0	0.90 V
0	1	0.80 V
1	0	0.725 V
1	1	0.675 V

For Sandy Bridge

VCCPLL Decoupling:
1X 330U (6m ohm), 1X 10U, 2x1U

+1.8VSO RC119 0.0805_5%
CC59 10U_0805_10V6K
CC60 1U_0402_6.3V6K
CC61 1U_0402_6.3V6K

VCCPLL[1] VCCPLL[2] VCCPLL[3]

VCCSA VCCSA VCCSA

Place TOP IN BGA

CC42 10U_0805_10V6K
CC41 10U_0805_10V6K
CC43 10U_0805_10V6K
CC40 10U_0805_10V6K
CC58 10U_0805_10V6K

Place BOT OUT BGA

CC77 1U_0402_6.3V6K
CC76 1U_0402_6.3V6K
CC75 1U_0402_6.3V6K
CC74 1U_0402_6.3V6K
CC73 1U_0402_6.3V6K

+VCCSA Decoupling:
1X 330U (6m ohm), 3X 10U, 5X 1U

VCCSA VCCSA VCCSA

Place TOP IN BGA

CC42 10U_0805_10V6K
CC41 10U_0805_10V6K
CC43 10U_0805_10V6K
CC40 10U_0805_10V6K
CC58 10U_0805_10V6K


Place BOT OUT BGA


CC77 1U_0402_6.3V6K
CC76 1U_0402_6.3V6K
CC75 1U_0402_6.3V6K
CC74 1U_0402_6.3V6K
CC73 1U_0402_6.3V6K

VCCSA_VID0 VCCSA_VID1

H VCCSA_VID0 H VCCSA_VID0
H VCCSA_VID1 H VCCSA_VID1





Please kindly check whether there is pull-down resistor in PWR-side or HW-side






DDR3 SO-DIMM A
Reverse Type

Intel DDR Vref M3



please place these caps near the
reference power plane of CMD/AD






close to JDDR3R.126


Layout Note:
Place near JDDRH

Layout Note: Place these 4 Caps near
Command and Control signals of DIMMA






Layout Note:
Place near JDDRH.203 and 204




Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DDR3II-SODIMMO			
						Document Number		Rev	
						VCUAA		1.0	
Date:		Tuesday, October 16, 2012		Sheet		11		of 53	



VRAM Interface




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	N13P VRAM Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number	Rev 1.0
				Date:	Tuesday, October 16, 2012	Sheet 14 of 53



Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS_DGPU	XCLK_417 for GL, FB[1]	FB_0_BAR_SIZE for GL, FB[0]	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS_DGPU	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG for GL, PCI_DEVID[5]	PEX_PLEN_TERM
ROM_SI	+3VS_DGPU	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP0	+3VS_DGPU	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_DGPU	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VS_DGPU	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_DGPU	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_DGPU	RESERVED	PCIE_SPEED_CHANGE_GEN	PCIE_MAX_SPEED	DP_PLL_VDD33V



SKU	Device ID	bit5 to bit0
N13P-GL ES2	0x0DE9	101001
N13P-GS ES1	0x0FDB	011011
N13P-GS QS	0x0FD2	010010

Resistor Values	Pull-up to +3VS_DGPU	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



N13P-GL ROM_SI	Hynix (900MHZ) 64MX16 H5TQ1G63DFR-11C SA000041S20	1GB	0010	RV77 PD 15K (SD034150280)
	Hynix (900MHZ) 128MX16 H5TQ2G63BFR-11C SA00003Y000	2GB	0110	RV77 PD 34.8k (SD034348280)
	Hynix (900MHZ) 128MX16 H5TQ2G63DFR-11C SA00003Y070	2GB	0101	RV77 PD 30k (SD034300280)
	Samsung (900MHZ) 64MX16 K4W1G1646G-BC11 SA00004GS00	1GB	0011	RV77 PD 20K (SD034200280)
	Samsung (900MHZ) 128M16 K4W2G1646C-HC11 SA000047Q00	2GB	0111	RV77 PD 45.3K (SD034453280)
	Samsung (900MHZ) 128M16 K4W2G1646E-BC11 SA00005SH00	2GB	0001	RV77 PD 10K (SD028100280)


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0	Document Number
Date: Tuesday, October 16, 2012				Sheet 15 of 53	Rev 1.0



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title	
								VGA N13P POWER & GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number		Rev 1.0	
						Date: Tuesday, October 16, 2012		Sheet 17 of 53	



VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB







Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
LOW		HIGH

64Mx16 DDR3 *8==>1GB



	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination

64Mx16 DDR3 *8==>1GB










	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination

Security Classification		Compal Secret Data		Compal Electronics, Inc. VGA_N13P VRAM Channel CL	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev 1.0
				Custom	
Date: Tuesday, October 16, 2012		Sheet 20 of 53			






VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB




Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		

LOW HIGH




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								LVDS			
								Doc. Number		Rev	
								Custom		VCUAA	
								Date:		Tuesday, October 16, 2012	
						Sheet 22 of 53		Rev 1.0			





<27> UMA_HDMI_TXC+	CV336	1	2	0.1U_0402_10V7K	UMA_DVI_TXC+
<27> UMA_HDMI_TXC-	CV337	1	2	0.1U_0402_10V7K	UMA_DVI_TXC-
<27> UMA_HDMI_TX0+	CV338	1	2	0.1U_0402_10V7K	UMA_DVI_TXD0+
<27> UMA_HDMI_TX0-	CV339	1	2	0.1U_0402_10V7K	UMA_DVI_TXD0-
<27> UMA_HDMI_TX1+	CV340	1	2	0.1U_0402_10V7K	UMA_DVI_TXD1+
<27> UMA_HDMI_TX1-	CV341	1	2	0.1U_0402_10V7K	UMA_DVI_TXD1-
<27> UMA_HDMI_TX2+	CV342	1	2	0.1U_0402_10V7K	UMA_DVI_TXD2+
<27> UMA_HDMI_TX2-	CV343	1	2	0.1U_0402_10V7K	UMA_DVI_TXD2-




HDMI W/O Logo: RO0000001HM
HDMI W/Logo: RO0000002HM
HDMI W/Logo + HDCP: RO0000003HM




common CHOKE use 67ohm
5/30 change to 90ohm EMI request



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						HDMI Conn.			
						Document Number			
						VCUAA			
						Rev 1.0			
Date:		Tuesday, October 16, 2012		Sheet		23		of 53	




Placement near to YH1




PCH_SPKR
High = Enabled "No Reboot Mode"
Low = Disabled (Default)

HDA_SDO
ME debug mode,
this signal has a weak internal pull down
★Low = Disable (default)
High = Enable (flash descriptor security override)

HDA_SYNC
★This signal has a weak internal pull down
H=>On Die PLL is supplied by 1.5V
L=>On Die PLL is supplied by 1.8V
Need to pull high for Chief River Mobile platform



SPI ROM for BIOS & ME (4MByte)





Socket: SP07000F500/SP07000H900


Please place U13 & U4 close to U2 PCH,
please place RH66, RH67, RH68 near UH3

Please place RH267 near RH66, Please place RH271 near RH67,
Please place RH269 near RH68.







SPI ROM for Win8 (2MByte)




2MB ROM P/N:
SA000041N00
SA00003FO10










UH1A




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PCH_HDA/JTAG/SATA/SPI/LPC					
						Docu- ment Number		VCUAA		Rev 1.	
						Date		Tuesday, October 16, 2012		Sheet 24 of 53	







+3VALW_PCH
 RH116 1 2 LVDS_SEL
 10K_0402_5%
 RH107 1 2 PCH_GPIO26
 10K_0402_5%
 RH110 1 2 PCH_GPIO25
 10K_0402_5%
 RH112 1 2 PCH_GPIO44
 10K_0402_5%
 RH119 1 2 PANEL_SEL
 10K_0402_5%
 RH114 1 2 PASSWORD_CLEAR#
 10K_0402_5%




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	PCH_PCI-E/SMBUS/CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS SHEET MAY NOT BE LOANED, REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev	
				Custom	1.0	
				VCUAA		
Date:	Tuesday, October 16, 2012	Sheet	25	of	53	















HDMI
















Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2012/04/19		Deciphered Date		2015/04/19		Title	
										PCH_CRT/LVDS/HDMI	
										Rev 1.0	
										Date: Tuesday, October 16, 2012	
										Sheet 27 of 53	



Boot BIOS Strap		
RF_OFF# PCH_GPIO51	PCH_GPIO19	Boot BIOS Loaction
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI *

A16 Swap Override Strap	
WL_OFF#	* Low= A16 swap override Enable * High= A16 swap override Disable





GPIO8

Integrated Clock Chip Enable (Removed)

H: Disable

★ L: Enable

RH308

1

2

1K_0402_5%

EC_SMI#

Integrated clock enable functionality is achieved by soft-strap

The current default is clock enable

OPTIMUS_EN#


OPTIMUS_EN#	H	L
SKU	NonOPT	Optimus

PCH_GPIO57



HDD2_DET#	H	L
SKU	ONE HDD	TWO HDD

PCH_GPIO71

3D_DET#	H	L
SKU	Non3D	3D







Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	PCH_POWER-2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. No.	Document Number	Rev
				Custom	VCUAA	1.0
				Date:	Tuesday, October 16, 2012	Sheet 31 of 53




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	PCH_GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VCUAA	1.0
				Date: Tuesday, October 16, 2012	Sheet 32 of 53

SATA HDD Conn.







	RTL8105E	RTL8111E/F
Pin14	NC	NC
Pin15	NC	10K ohm PD
Pin38	NC	1K ohm PH




	8105E-VL/VD 8111F/F-VB PWM Mode	8105E-VL/V LDO Mode
RL4	0 ohm (Pull High)	NC
RL23	NC	0 ohm (Pull Down)




```
*
S3:  after SUSP# assert low over 100ms
S4/S5: after SYSON assert low over 100ms
```




Security Classification		Compal Secret Data		Compal Electronics, Inc. PCle-LAN-RTL8105E	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Drawn Custom	Document Number VCUAA
				Date: Tuesday, October 16, 2012	Sheet 35 of 53



< 2 in 1 Card Reader >





For EMI request



Security Classification	Compal Secret Data			Title	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	USB-CardReader RTS5137	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VCUAA	1.0
				Date: Tuesday, October 16, 2012	Sheet 36 of 53


Left USB 2.0 x 1




Right side USB 3.0 x 2/ Sleep&Charge


USB Sleep & Charge Auto-Mode/Mode3

MAX14600 & MAX14617			
CB0 SLP_CHG_M4	CB1 SLP_CHG_M3	CB2 (14617 only)	STATUS
0	0	0	AUTO MODE
0	1	0	Force Dedicated charger mode (MODE3)
1	0	0	Pass-Through (USB) Mode: Connect DP/DM to TDP/TDM
1	1	0	Pass-Through (USB) Mode with CDP Emulation: Auto Connect DP/DM to TDP/TDM depending on CDP status
X	X	1	Force Apple 2A Charger Mode: Apple 2A resistor dividers







HeadPhone/LINE OUT JACK




EXT.MIC/LINE IN JACK




SPK CONN.




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AUDIO CONN		
				Size	Document Number	Rev 1.0
				Date:	Tuesday, October 16, 2012	Sheet 39 of 53




+3VALW TO +3VS




+5VALW TO +5VS




+1.5V to +VRAM_1.5VS








For S3 CPU Power Saving






PH1 under CPU bottom side :
CPU thermal protection at 93 +3 degree C
Recovery at 56 +3 degree C

Please locate these parts
Near EC chip



RTC Battery



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	PWR-DCIN / BATT CONN / OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number
					VCUAA
					Rev 1.0
					Date: Tuesday, October 16, 2012
					Sheet 43 of 53

BQ24725 Evaluation Board

Vin Detector


	Min.	Typ	Max.
H-->L		17.23V	
L--> H		17.63V	

ILIM and external DPM

3.97A


Please locate the RC

Security Classification		Compal Secret Data		Compal Electronics, Inc. PWR-CHARGER	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev
				VCUAA	1.0
				Date:	Tuesday, October 16, 2012
				Sheet	44 of 53




1.05V
 Peak Current 14A
 OCP current 15.08A
 FSW=300kHz
 Delta I=5.883A, Rippe=5.883x 4.5m=26.473Mv
 DCR 3.7ohm +
 TYP MAX
 H/S Rds(on) :5.6mohm , 6.8mohm
 L/S Rds(on) :3.7mohm , 5mohm

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	PWR-V1.05SP/16V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VCUAA
				Date:	Tuesday, October 16, 2012
				Sheet	47 of 53




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAU DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-8551P
				Rev 1.0
				Date: Tuesday, October 16, 2012
				Sheet 49 of 53


+CPU_CORE




+CPU_CORE




+CPU_CORE



+GFX_CORE






+1.05V_VCCP



Chief River ULV	330uF*9m	22uF	10uF	2.2uF	1uF
CPU	2	14		16	
GFX_CORE	1	6	6		11
1.05V_VCCP	2		11		26

VGA_Core
TDC 35A
Peak Current 42A
OCP current 65A
Load line -
FSW=300kHz
DCR 1.5-1.8mohm +/-5%
TYP MAX
H/S Rds(on) :11.2mohm , 14mohm
L/S Rds(on) :3.7mohm , 5mohm

Total capacitor
1320u
ESR=2.25m ohm



PR931	PR932	LL
0	0	X
0	0	V

Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	HW command (Follow QFKAA)	45	change PR330 13K to 14K	2012/5/17	DVT
2	HW command (Follow QFKAA)	45	change PR351 20K to 19.1K	2012/5/17	DVT
4	fine tune 1.5V ocp =12.6A	46	change PR158 13.3K to 16.2K	2012/5/17	DVT
5	fine the 1.05V vout volatge=1.059V	47	change PR411 10.5K to 9.76K	2012/5/17	DVT
6	fine tune the CPU load line =2.7mV	49	change PR521 14.3K to 17.4K	2012/5/17	DVT
7	fine tune the GFX load line =3.7mV	49	change PR551 10.5K to 16.2K	2012/5/21	DVT
8	fine tune the GFX load line =3.7mV	49	change PC522 560P to 330P	2012/5/21	DVT
9	fine tune the GFX OCP setting	49	change PR537 13.3K to 8.66K	2012/5/21	DVT
10	purchaser command for cost down plane	48	change PU460 SY8037D to TPS51463	2012/5/22	DVT
11	for 1.05V high frequence change to remote sense	47	add PR402 reserve PR401	2012/5/24	DVT
12	for 1.05V high frequence	47	change PR412 100k to 12K	2012/5/24	DVT
13	change the same solution for 2nd sourced	44	change PQ203 TPCA8057 to AON6504	2012/5/24	DVT
14	change the same solution for 2nd sourced	44	change PR227 with the same PR211	2012/5/25	DVT
15	change the same solution for 2nd sourced	46	change PC157 with the same PC996	2012/5/25	DVT
16	fine tune 1.05V vout volatge=1.059V	47	change PR410 12K to 11K	2012/5/25	DVT
17	fine tune the CPU DCR sense	49	change PR538 49.9K to 57.6K	2012/5/25	DVT
18	fine tune the CPU DCR sense	49	change PR550 1.13K to 1.58K	2012/5/25	DVT
19	fine tune the 5V OCP=18A	45	change PR357 120K to 133K	2012/5/25	DVT
20	fine tune 3.3V OCP =10A	45	change PR337 120K to 200K	2012/5/25	DVT
21	for 1.05V high frequence	47	change PL402 0.47u to 0.24u	2012/5/25	DVT
22	for 1.05V high frequence	47	Reserve the PC415 and PC416	2012/5/25	DVT
23	change the 3v/5v IC version	45	change the PU330 RT8243B to RT8243A	2012/5/25	DVT
24	change 1.5V chokethe same part number with PL462	46	change the PL152 SH00000GJ00 to SH00000KS00	2012/5/25	DVT
25	change 1.05V high frequence OCP=16.5A	47	change the PR407 75K to 64.9K	2012/5/25	DVT
26	change charger current =3.46A	48	change the PR241 150 Kto 357K		
27	change the PF2 for design change	43	change the PF2 8A to 10A		

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VCUAA
Date:	Tuesday, October 16, 2012	Sheet	52	of	53
				Rev	1.0

HW PIR (Product Improve Record)

VCUAA LA-9161P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.3 TO 1.0

Item	Page	Date	Request	Solution
1)	24	2012/7/23A	Change RTCBATT power rail from GCLK to original design	DH1 mount always
2)	24	2012/7/23A	remove BIOS socket	UH3 mount always
3)	41	2012/7/23A	remove debug SW	Change SW2 to @
4)	38	2012/7/26A	EMI request	CA71,CA72,CA75,CA76 mount SE025102K80/1000pF
5)	41	2012/8/3A	Update JBLG footprint	Change JBLG footprint to E-T_7182K_F04N-00R_4P
6)	41	2012/8/3A	Update H20	Change H20 from 3P8 to 3P3 size
7)	05	2012/8/6C	remove JTAG for ESD request	remove T5, T8, T9, T10, T11, T12, T13, T14, T15, T16, T17
8)	42	2012/8/6D	ESD request	mount C20,C21,C28,C30,C32,C33,C36,C37,C38,C39,C40; add C44 on SUSP
9)		2012/8/6D	Change footprint of 0ohm to Short_pad	Change location: LL2, R1, R16, R17, R388, RA17, RA18, RA28, RB1,RB32, RB34, RC119, RC183, RC73, RC88, RC92, RC94, RC95, RH128, RH208, RH213, RH214, RH221, RH242, RH244, RH246, RH247, RH249, RH25, RH286, RH311, RH312, RH314, RL433, RV182, RV80, RV81
10)	41	2012/8/6D	Change PCB PN	Change to DAZ0T700100
11)	34	2012/8/6D	EMI request	Change CM18 from 47pF to 680pF
12)	42	2012/8/6D	EMI request	Add C1(680pF) on +GFX_CORE, place close to CPU

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	HW-PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev Custom	Document Number	Rev 1.0
				Date:	Tuesday, October 16, 2012	Sheet 53 of 53

www.s-manuals.com